We present a Monte Carlo simulation and modelling method for single-electron nanocrystal memories including the nanocrystal inter-dot effect. A nanocrystal memory is modelled as a network of modified single-tunnel junctions for its programme operation and as a network of channel resistances for simulating drain current to extract its threshold voltage. Additionally, in each modelling, capacitive coupling between each geometrical element was determined using a device simulator. The results show that nanocrystal memory parameters are closely related to both static and dynamic programming characteristics, especially in the single-charging property. When the inter-dot spacing is large, a step-like single-charging feature becomes salient, but the threshold voltage shift between each state decreases. In contrast, when the dots are spatially closer, the threshold voltage shift between each state increases, while the step-like shape vanishes and resembles that of conventional flash memories. From the dynamic viewpoint, a closer spacing of dots makes it easier to charge the nanocrystal memory quantum dots more uniformly. The presented method will be helpful for the design of single-electron nanocrystal memories. M This article features online multimedia enhancements (Some figures in this article are in colour only in the electronic version)
Introduction
A nanocrystal memory is a flash-type device whose floating gate is composed of a number of isolated ultra-small conducting grains which can be assembled by various techniques [1] [2] [3] [4] [5] [6] [7] . This unique floating gate structure renders the nanocrystal memory highly resistant to the local defects in its own tunnelling oxide, so that lower operation voltage is achieved due to the thinner tunnelling oxide with a suitable range of retention characteristics. Therefore, nanocrystal memories are usually considered as promising candidates for future non-volatile or quasi-non-volatile memory devices.
Originally, the nanocrystal memory was developed as a single-electron memory cell which does not need the help of nanoscale lithography technology [1] [2] [3] . The extremely small dimensions of nanocrystal dots increase the charging energy of each electron, so that we can sometimes observe singleelectron effects even at room temperature [1] [2] [3] [4] [5] . However, in contrast to the significant amount of fabrication researches of the device, there have been few theoretical studies on the single-charging effect from the mesoscopic viewpoint [8] [9] [10] . Understanding how the single-charging effect in each quantum dot is accumulated to form an overall device characteristic is necessary for wider subsequent industrial applications, such as multi-valued memories.
In this paper, we have modelled the nanocrystal memory device as a system of nanoscale quantum dots. To investigate the relation between the device's geometric parameters and the single-charging effects in the electrical characteristics, a simplified model of nanocrystal memories and single-electron Monte Carlo simulation results are presented. Additionally, some guidelines in the design of single-electron nanocrystal memories are also presented.
Modelling of nanocrystal memories

Modelling for single-charge tunnelling during the programming operation
Figure 1(a) shows the simplified device structure considered in this work. It is assumed that each nanocrystal quantum dot has a cubic form with regular size and spacing. In the figure, T ox is the tunnelling oxide thickness between the channel and the dot, T ctrl is the control oxide thickness between the main gate and the dot, T gap is the distance between neighbouring dots, and T qd is the corner length of a cubic quantum dot. Those parameters are closely related with the electrical characteristics of the nanocrystal memory. In calculating the tunnelling currents between each element, the channel and the nanocrystal dots were assumed to be made of silicon.
During programming operation, the source, drain and substrate were grounded and the programme voltage was applied on the gate, and the nanocrystal memory was modelled as a network of single-tunnel junctions (STJs), as in figure 1(b) . For more realistic simulation, all the capacitances C ox , C ctrl , C gap , and C frg were extracted from the ATLAS TM device simulator, according to various geometric parameters of the nanocrystal memories. Those calculated capacitance values are shown in table 1.
In figure 1 (b), STJs were introduced between neighbouring quantum dots, as well as between the quantum dot and the channel. We cannot exclude the probability of inter-dot tunnelling, because the close distance between the dots can induce tunnelling between nanocrystals. Actually, some transmission electron microscopy (TEM) images or the distribution density in many reports implies that the inter-dot distance (T gap ) is comparable to the tunnelling oxide thickness (T ox ).
In calculating the tunnelling rate of STJs, we followed the assumptions of the orthodox theory [11] . According to that, the quantum confinement effect becomes comparable with the charging energy only when the dot size reaches about the 1 nm level. Therefore, we can apply the simplified assumptions of the theory and can consider only a single-charging effect on the nanocrystal memories of current technology level, without significant errors.
The tunnelling rate of STJs can be expressed as
where F is the total system energy difference before and after the tunnelling event, and the tunnelling resistance R t is a factor which is determinable from the shape of the tunnelling barrier or empirically from the I -V relationship of the tunnel junction, so that R t is often regarded as a constant at a fixed bias condition.
In the case of single-electron transistors, R t is almost constant at a given bias condition because the quantum dot alternates mainly between two neighbouring states [12] , and the simulation based on the idea that R t is the constant determined by bias and physical dimensions agrees well with the experimental results [13] . However, for the single-electron memory, successive charging in quantum dots changes the shape of tunnelling barriers significantly, and we cannot treat R t as a constant any more when considering the dynamic characteristics of the memory, even at a given bias condition. Thus, we updated every STJ's R t each time tunnelling occurred, by recalculating the electric field on each STJ. Once the tunnelling oxide thickness, tunnelling area, and applied voltage on the tunnel junction are known, R t can be simply determined from the relation R t = V ox /I tunnel , using the well-known F/N (FowlerNordheim) and direct tunnelling equations [14] 
for V ox < φ b , and 
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φ b = (oxide tunnelling barrier height) = 3.1 V, A = q 3 /(8 πhφ b ), B = 8 π(2m ox ) 1/2 φ 3/2 b /(3hq).
Modelling channel conductance for extracting electrical characteristics
To express the present charge state of quantum dots as measurable electrical characteristics, such as drain current or threshold voltage, the channel was modelled as a network of variable resistances controlled by the gate and quantum dot potentials. We partitioned the channel area into a region just under the quantum dot (channel 1) and a region under the gate which is not screened by the quantum dots, as shown in figure 2 . The under-gate region is again divided into the lane between two quantum dots (channel 2) and the crossroads in the centre of four quantum dots (channel 3). Each block was modelled as composed of four variable resistors. The resistance is linearly controlled by the dot or main gate potential according to its location. The on-current through the resistor between nodes a and b can be expressed as
for the under-dot area (ch1 region in figure 2 ),
for the under-gate lane area (ch2 region in figure 2), and for the under-gate crossroads area (ch3 region in figure 2 ). Here, C qd-to-ch1 is the coupling capacitance between the quantum dot and the under-dot area, C gate-to-ch2 or C gate-to-ch3 is that between the main gate and the under-gate area, and C qd n-to-ch2 or C qd n-to-ch3 is that between the under-gate area and its surrounding quantum dots. Those coupling capacitances were also calculated based on the abovementioned device simulation and the values are presented in table 1. K 1 and K 2 are geometric constants determined by the shape of each channel section. We assumed that the under-dot area is controlled only by the quantum dot, and the undergate area is controlled not only by the gate but also by its surrounding quantum dots.
A total network of channel resistances is obtained by connecting the unit resistor blocks. We can calculate the drain current in this network corresponding to the specific charge state of the quantum dots, using Kirchoff's current law. By specifying the drain current at a proper point and searching the gate voltage for this current, the threshold voltage for the charge state can also be obtained.
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Monte Carlo simulation procedure
We followed the well-known procedure for the Monte Carlo simulation of STJ circuits [15, 16] , but partially added our modelling and simulation scheme for more realistic nanocrystal memory simulation.
As a preliminary step to the main Monte Carlo process, the various coupling capacitances between device elements, such as C ox , C ctrl , C gap , C frg , C qd m-to-ch n or C gate-to-ch n , are extracted from the given geometric parameters, using the device electric field simulator.
Then, the relation between the quantum dot potentials and numbers of charges should be clarified algebraically so that the whole system energy can be obtained at any time. In other words,
where q is the elementary charge, n i is the number of electrons in a nanocrystal quantum dot, V i is the potential of the dot, C ii is its self-capacitance, and C i j (i = j ) is the mutual capacitance between the quantum dots. By inverting the above capacitance matrix, we can obtain the dot potential values from the known dot charge quantities. In our simulation, only the coupling between the neighbouring dots was considered, as in figure 1(b) ; therefore the capacitance matrix in equation (7) is actually very sparse, which reduces the burden of calculation time significantly. The relation between the gate voltage V G and gate charge Q G can be expressed as
where C G i is the capacitance between a quantum dot and the gate, and C frg is that between the gate and the channel. Therefore, the free energy of the total system, which is given by the difference of the electrostatic energy stored in the circuit and the work done by the voltage source [16] ,
can be easily calculated at any quantum dot charge state. The Monte Carlo procedure is as follows. It is assumed that the charge state of quantum dots is properly initialized. First, under present biasing conditions, the electrostatic energy differences F from all possible tunnel events at each STJ in figure 1(b) are calculated. Second, the tunnelling resistance R t for each STJ is calculated using equations (2) or (3), and each tunnelling rate is obtained from the above F and R t , using equation (1) . Third, the tunnelling interval for each STJ is randomly generated from the obtained based on the exponential distribution, whose probability density function is
since the tunnel event is generally understood as a Poisson process. Fourth, only the shortest tunnelling interval is allowed and other candidate tunnel events are discarded. The total simulation time is extended by adding the shortest interval, and the charge state of each quantum dot is updated. These processes are repeated until the total simulation time reaches a given programme duration time. During this procedure, the charge state of the quantum dots can be expressed as threshold voltage or drain current from the above-mentioned model of channel conductance. 
Simulation results and discussion
Static programming characteristics
The effect of the geometrical parameters T gap , T qd and T ctrl on the static single-charge programming characteristics was observed. We assumed that the temperature T is 0 K and the programme duration time is sufficiently long to induce Coulomb blockade, not permitting additional tunnelling. When T increases above 0 K, thermal fluctuation energy k B T is likely to surmount the Coulomb charging energy q 2 /2C, where k B is Boltzmann's constant, q is the elementary charge and C the total capacitance of the quantum dot. This will lead to weakening of the single-charging effect in the electrical characteristics. However, according to [11] , the Coulomb charging energy of a ∼5 nm size quantum dot still exceeds the thermal energy even at room temperature. Moreover, we want to clearly observe the relation between the device geometric parameters and its single-charging characteristics, so the simulation temperature T was assumed to be 0 K for simplicity. The number of dots applied here is 10 × 10 = 100. The device size and geometrical parameters were carefully chosen, according to the various reports in the literature. For example, in the case of T qd = 4 nm and T gap = 4 nm, the dot density of the nanocrystal memory is about 1.6 × 10 12 cm and its device size is L/ W = 80 nm/80 nm; this is comparable to the current technology. Figure 3 shows the dot spacing dependence of the programming characteristics. The average number of electrons in the nanocrystal dots as a function of programme voltage ( figure 3(a) ) shows a different result from what has been reported [17, 18] . In those reports, the authors concluded that the ideal step-like feature is possible in the programming characteristics of nanocrystal memories as in that of singlequantum dot memory, if uniformity of quantum dot size and spacing are guaranteed. However, according to our results, the step-like feature becomes weakened more and more when the dots become closer together even though the dot size and spacing are perfectly regular. This is because the previous researches neglected the importance of dot-to-dot interaction. The close distance between quantum dots strengthens the interdot capacitive coupling and tunnelling, so that the overall system energy is strongly influenced by the inter-dot relations. On the plateau of figure 3(a) , the numbers of electrons are the same for all the quantum dots, but on the slope, the quantum dots have a specific distribution of electron numbers in themselves ( figure 3(b) ). In these static programming characteristics of the Coulomb blockade condition, the charge state is always ordered so that the entire system energy should be at the minimum. The programming characteristic of an arrangement with small dot spacing resembles the continuous feature of conventional flash memories, and that of large dot spacing features a step-like shape.
From the viewpoint of a single-electron memory applicable to multilevel cells, it is true that a sharp step-like feature or a wide plateau area is advantageous. However, from figure 3(c), it can be seen that a sparse arrangement of the quantum dots results in a small threshold voltage shift per electron ( V th ), which is a drawback for authentic application. A greater distance between the quantum dots lessens the control of the dots over the channel region. Figure 4 shows the dot size dependence of the programming characteristics.
The programme voltage increment required to add one electron ( V p ) in a quantum dot increases further as the dot becomes smaller, because the small capacitances of small quantum dots result in an increased charging energy. However, V th in each case shows little significant difference. We think that there are mainly two reasons for this. One is that even if the small capacitance of the quantum dots tends to increase the charging energy and V th , the low profile of the small dots decreases the control over the channel region. Another reason is that the smaller dot size at the same dot-to-dot distance condition effectively decreases the dot areal density in the total channel region, which brings about a weakening of the effect of stored charge on V th . Those factors are peculiar to the nanocrystal memory, in contrast to the single quantum dot flash memory, and compensate the effect of increased Coulomb charging energy.
In figure 5 , the influence of the control oxide thickness on the programming characteristics is shown. As is well known, thick control oxide is needed for the increase of V th , but it is inevitably accompanied by an increase of V p . Increasing the control oxide thickness weakens the electric field on the channel at a given gate bias; therefore the storable number of electrons in a dot gets smaller and V p increases. On the other hand, at a fixed charge state of quantum dots, the larger control oxide thickness also needs larger gate voltage to induce the same amount of channel carriers, which leads to a V th increase. From figure 5(b) it is clear that both V th and V p for T ctrl = 20 nm are nearly twice those for T ctrl = 10 nm, so that the two curves nearly overlap in their progress trend.
From the above discussions, we can see that the various geometrical parameters of nanocrystal memories are closely related to the static programming characteristics. In particular, a large spacing between quantum dots helps the intensification of discrete property, but lessens the control over the entire channel, leading to a small V th . On the other hand, a small spacing between dots enables a large V th , but its characteristics become more continuous, losing the property of a single-electron memory. 
Dynamic programming characteristics
In a real situation, there is always a limitation to the programme pulse duration. Therefore, understanding the time evolution of the electrical characteristics of nanocrystal memories during the programme bias application is very important. As mentioned above, the possibility of inter-dot tunnelling is included in our simulation. In our results, the inter-dot spacing strongly influences the charging process during the programming operation, even though their final consequence of arriving at Coulomb blockade can be the same. Two figures show this fact in contrast. Figure 6 shows the case for large T gap , where the charging process in each quantum dot occurs relatively disorderly. Individual tunnelling events into or from each quantum dot occur independently, with few dot-to-dot tunnelling.
On the other hand, a nanocrystal memory with small T gap shows more regular charging in each quantum dot, as in figure 7 . In this case, vigorous tunnelling among the dots helps solve the irregular distribution of quantum dot charges. Therefore, in the relatively short programme pulse duration, a small spacing between the dots will be helpful to the reliable and uniform programming characteristics. Figures 8 and 9 show the dynamic programming characteristics when various programme pulse durations are applied. We can see that quite a long programme time is necessary for observing the single-electron effect of nanocrystal memories in realistic situation. This can be a serious problem for future industry applications, and must be considered in designing nanocrystal memories. Additionally, in the case of small T gap , more uniform charge distribution in the dots is observable even in a relatively short programme time, even though the plateau in the single-charging effect comes narrower compared with the large T gap case.
We have calculated the drain current evolution during the programme bias application as shown in figure 10 . The larger current of the small T gap case in the initial stage of programming mainly comes from the larger gate field effect on the under-dot channel region due to the relatively large coupling between the gate and channel through the floating quantum dot. For both cases, the time consumed in full charging of the nanocrystal dots was a few seconds. But the dominant current drop in the plot occurs even earlier before the full charging, so that there is no need to wait for such a long time to obtain the desired programming effect. This can be explained as a kind of percolation theory, where the critical amount of cuttings in a network of numerous bonds leads to the total blocking of current [19, 20] . Therefore, it is important to find the appropriate programme duration time which is sufficient to block the whole channel and is not too long for efficient programming. 
Conclusions
We have established a simulation technique and process for predicting nanocrystal memory characteristics by considering various device parameters, by combining Monte Carlo simulation of STJ networks and channel resistance modelling. From this method, we can find out the relationship between the performance of nanocrystal memories and device parameters such as dot size and inter-dot spacing, tunnelling gate oxide thickness, and control oxide thickness.
Nanocrystal memory parameters are closely related to both static and dynamic programming characteristics, especially in the single-charging property. For instance, when the inter-dot spacing is large, a step-like single-charging feature becomes salient, but the threshold voltage shift between each state decreases. In contrast, when the dots are spatially closer, the threshold voltage shift between each state increases, while the step-like shape vanishes and resembles that of conventional flash memories. From the dynamic viewpoint, denser or close location of dots makes it easier to charge the nanocrystal memory quantum dots more uniformly.
Even though the random distribution nature of dot size and spacing was not taken into account in this paper, more and more groups are reporting easier ways to fabricate a uniform array of nanocrystals [21] [22] [23] . With such uniform and ultra-small scaled dots, people are more likely to be confronted with the single-charging effect in future nanocrystal memories. Whether they positively utilize the single-charging effect or not, it will be very important to understand intuitively the mechanism between the characteristics and the device parameters, in designing the nanocrystal memories. Our process, technique and tool will be a helpful reference.
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